Concluding Summary WBS1.1.2 SCT Subsystem A. Seiden BNL March 2001

Conclusions From Last Year

1. Rest of this Fiscal Year: very important to establish that the technical design of the SCT detector is sound through building and simultaneous operation of a of a number of modules.

2. The first 9 months of Fiscal Year 01 will focus on pre-production to establish and quantify our ability to do testing and construction.

3. Starting summer 2001 go into full production.

How are we doing on these goals?

 Verification of Technical Design: Have irradiated and tested six modules, also have run six modules in system test.

> Will culminate in system test with: 18 barrel modules 6 new modules for PS irradiation

These are the target goals prior to hybrid/module FDR in May, followed by integrated circuit PRR in July. • Readiness for Testing and Construction

Readiness for chip testing: Need to complete wafer tester. This is nearly done. Crucial to reduce test time from 22 hrs/wafer (original CERN tester) to about 5 hours/wafer, our target. Expect to meet target. Will have common wafers tested at all three test locations and with CERN tester to verify that test results are robust.

Readiness for module construction: Status, now completing mechanics. Plan is to then construct 20 dummy modules. This will be in 2 groups of 10, using successively more realistic parts. Active modules will also be constructed in parallel.

Short Term Schedule (2001)

<u>WBS</u> 1.1.2.1.1 Electronics Design	Description Production Readiness Review	<u>Previous</u> June 15	<u>Forecast</u> July 4
1.1.2.1.3 Electronics Production	Complete Pre-production Fab.	Feb 28	March 30
1.1.2.2.1 Hybrid Design	Hybrid/Module Final Design Review	April 16	May 25
1.1.2.2.3 Hybrid Production	Pre-production Hybrids Available	June 4	Sept 1
1.1.2.3.1 Module Design	Final Design Review	April 16	May 25
1.1.2.3.2 Module Development	Complete Assembly Proto Modules	March 5	May 1
1.1.2.3.3 Module Production	Complete Pre-production Module Assembly	July 30	Oct 30

Some Key Dates:

Complete IC Pre-production Design Verification 5/23/01 Needed for hybrid/module FDR May 24-25 Start Full Electronics Production 7/6/01 Follows PRR for Front-end Chips 11/23/01 First IC Lots Delivered 12/16/02 Production Testing of Chips Complete 1/7/02Start Module Production Will Ship 670 Modules 10/13/03 **Complete Shipment of Production Modules**

Details Shown in Line of Balance Plan

		W	BS 1.1.2 SC	T Wafers ar	nd IC s					
Line Of Balance Data										
All numbers are CUM complete numbers as of 1st of month										
Shipments to LBNL shown; remainder of ICs to other assembly sites										
	WafersReceived	WafersReceived At UCSC								
	by CERN	Wfrs@UCSC	WfrsTested	WfrsCut	GoodDice	DiceShpd	Dice to:	LBNL		
	100									
	120	60	10							
Jall-02	120	60	10	10	776	200		120		
Mar-02	320	160	70	12	2 502	1 68/		510		
	520	160	113	70	4 537	3 564		1 000		
May-02	520	260	115	113	7 316	5,004		1,033		
lup-02	720	200	100	113	10.095	<u> </u>		2 683		
Jul-02	720	360	242	100	12 874	11 /8/		3.540		
Aug-02	920	360	242	242	15 653	14 263		4 396		
Sep-02	920	460	328	242	18 / 32	17 0/2		5 253		
Oct-02	920	400	371	328	21 211	10.821		6 100		
Nov-02	545	400		371	21,211	22 600		6 966		
Doc-02		475	414		25,390	22,000		7 822		
			437	414	20,709	23,379		8 679		
5an-03			475	437	29,540	30 107		0,079		
Mar-03				475	30,000	30,666		9,279		
Apr-03						30,000		3,402		
May-03										
Aug-03										
Sep-03										
Oct-03										
Nov-03										
Dec-03										
Jan-04										
5411 04										
				Status						
	WafersReceived At UCSC									
	by CERN	Wfrs@UCSC	WfrsTested	WfrsCut	GoodDice	DiceShpd	Dice to:	LBNL		
Dian										
Pian										
Acita;										
Delta				7						

WBS 1.1.2 SCT Modules									
Line Of Balance Data									
All numbers are CUM complete numbers as of 1st of month									
Components as proposed by collaboration March 2001									
	FE	Silicon	Thermal	Kapton	Assembled	Tested	Assembled	Tested	Shipped
	ICs	Detectors	Baseboards	Hybrids	Hybrids	Hybrids	Modules	Modules	Modules
Oct-01			20						
Nov-01			40						
Dec-01		104	60	30					
Jan-02		208	90	60					
Feb-02	120	312	120	120					
Mar-02	519	416	170	180	10				
Apr-02	1099	520	220	240	35	9			
May-02	1827	728	270	359	70	34	9		
Jun-02	2683	936	330	478	110	68	32	9	
Jul-02	3540	1144	390	597	150	107	65	32	9
Aug-02	4396	1352	450	/16	200	146	101	63	31
Sep-02	5253	1560	510	750	250	194	138	99	63
Oct-02	6109	1768	570		300	243	184	135	98
Nov-02	6966	1976	630		350	291	230	181	134
Dec-02	7822	2184	690		400	340	276	226	179
Jan-03	8679	2392	/50		450	388	323	271	223
Feb-03	9279	2600			500	437	309	310	208
	9452	2000			550 600	40J	415	406	313
May-03		3063			650	582	401 507	400	402
		5005			700	631	553	492	402
					750	679	599	542	491
Aug-03					700	728	645	587	536
Sep-03						120	691	632	581
Oct-03							001	677	625
Nov-03								011	670
Status									
	FE	Silicon	Thermal	Kapton	Assembled	Tested	Assembled	Tested	Shipped
	ICs	Detectors	Baseboards	Hybrids	Hybrids	Hybrids	Modules	Modules	Modules
					-				
Plan									
Actual									
Delta									

ETC01vs ETC00 Comparison

1.1.2.1 Electronics

Increase in cost of engineering and materials for IC test system+system test support.

Decrease in cost of ICs, more favorable \$/Euro rate.

Decrease in systems engineering costs.

Correction of accounting errors and revised inflation estimate based on new schedule.

1.1.2.2 Hybrids

Correction of accounting errors and revised inflation estimate based on new schedule.

1.1.2.3 Modules

Correction of accounting errors and revised inflation estimate based on new schedule.

		ETC 00			ETC 01		
	ETC		TPC	ETC 01		TPC 01	
	Access	Actuals	Access	New Access	Actuals	New Access	
WBS	(in FY00 \$s)	Thru FY99	Plus Actuals	(in FY00 \$s)	Thru FY00	Plus Actuals	Delta
1.1.2	4,996.4	911.0	5,907.4	4,611.9	1,414.3	6,026.2	(118.8)
1.1.2.1	3,628.2	771.0	4,399.2	3,208.9	1,184.5	4,393.4	5.8
1.1.2.2	463.9	67.0	530.9	488.6	107.9	596.5	(65.6)
1.1.2.3	904.3	73.0	977.3	914.4	121.9	1,036.3	(59.0)

Contingency

Management Contingency in original SCT Plan was \$988k, all in IC production costs.

Cash Contingency left for IC Electronics is about \$1M.

Cash contingency left for Hybrids and Modules is about \$400k.

Total Cash contingency appears more than adequate to cover risks for <u>baseline</u> scope.

Risk Analysis

Items: Parts supplied by other groups (Kapton Hybrids and Baseboards), chips, rate of chip testing and hybrid and module construction.

1. Hybrid (without front-end chips) and baseboard schedules are projected to be well ahead of other construction items.

2. Some possible risk scenarios involving chips and modules:

a) FE IC yield is roughly 1/2 that expected and Atmel delivers extra wafers to meet the contractual guarantee of minimum yield or we have a 6 month delay in starting production. Doubling the number of wafers to test or late start should be handled by a modest increase in manpower costs (doubling the manpower would add about \$0.1M), there is already an additional probe station (if needed) in the budget and having multiple test systems (ie, various electronics boards) at each site is already in the budget.

b) There are additional losses of ICs during handling and assembly and about 15% more wafers have to be procured and tested. Procuring an additional 15% wafers would be about \$0.3M.

c) We have to roughly double the steady-state rate of module assembly/test, resulting from unexpected delays in delivery of components. Our conclusion is that the current cash contingency for hybrid and module assembly/test (about \$0.4M) is probably too low by about \$0.1M for this scenario.

Baseline Deliverables:

45% of front-end chips,

670 modules.

Goal with management contingency allocated is to provide 65% of front-end chips.

Rest of SCT has significant cost over-runs in items such as cables and power supplies, which we can't help with. Therefore important to try to supply the full 65% of the chips. We believe there is a good chance that we can do this (and cover risks) within the current cash contingency for the Silicon Strips.