




Microelectronic-enabled Detectors




Who we are
What we're doing
Interconnections
How we work

Peter Denes
Engineering Division, Director (acting)
IC Design Group Leader
Advanced Light Source, Deputy Director for Engineering

Microelectronics ↔ Detectors



LBNL Engineering Division



300 staff
60% Mechanical
40% Electrical,
Software, ...

Electronics for Detectors



ELECTRONICS, SOFTWARE & INSTRUMENTATION ENGINEERING

Henrik von der Lippe, Deputy Director

Joan M. Wolter, Administrative Support

Marilyn Wong, Timekeeper/ Back-up Support

Accelerator Electronics	ALS-EE	ALS-SE	CENTER FOR SYSTEMS BIOLOGY ENGINEERING	ELECTRONIC SYSTEMS	ELECTRONICS TECHNOLOGY	INTEGRATED CIRCUITS	SEMICONDUCTOR DETECTORS	SOFTWARE ENGINEERING	
Alessandro Ratti	Walter C. Barry	Alan Biocca	Jian Jin	Sergio Zimmermann	Robert M. Candelario	Peter Denes	Paul Luke	H. von der Lippe^{TIA}	
Accelerator EE Engineering Lawrence R. Doolittle Marco T. Montroy Carlos Serrano NSD-88 Inch Cyclotron Alessandro Ratti Michel Kneiff Govo Gudrun H. Kleiss Engineering Applications - UXG James B. Greer (G) Laser Optics Russell B. Wiccox Pulsed Power HIFAR-EE / LIGHTING William L. Waldron James E. Galvin Louis L. Ragnato (Ret)	Accelerator & Beamline Technology Section Barry J. Bailey Moises O. Balagot Patrick W. Casey Helen K. Chen Jonathan Elkins Paul Molinari Robert S. Mueller Massimiliano (Max) Vinco Kenneth D. Wolfe Accelerator Physics Gregory J. Portman Instrument Section Michael J. Chin Jonah M. Weber Michael P. Fahmie (Ret) RF Section Eleonora Pivithorawala Kenneth M. Baptista James J. Julian	Edward E. Downing Hanjing Huang Susanna R. Jacobson Yunlan Lou Brian V. Smith William F. Steele Christopher A. Timossi Michael E. Urashka Eric C. Williams	Rosanna Cambia Robert A. Nordmeyer (Ret) Rafael Gomez-Sjoberg	Dionisio Doering Bryan C. Holmes Jimmie K. Johnson John M. Joseph Donald A. Landis (Ret) Pier F. Manfredi (G) Thomas L. Merrick (Ret) Thorsten Stuezelberger Judy J. Strickland (T) Bogdan T. Turko (Ret) Chihq Q. Vu Harold Yaver Peter Denes Richard C. Jared (Ret) George Zolka (Ret)	MATRIX AREAS Michael J. Bell ALS Fabrication Randolph M. Candelario Robert W. Gassaway Ronald L. Gervasoni Electronic Maint/Fab William R. Kelus Ion Beam Technology Thomas A. McVeigh NSD-88 Inch Cyclotron Doyle F. Byford Pulsed Power Accelerator Electronics Craig F. Rogers SuperCon Peter (Chip) C. Kozy RF and Instrumentation Mark Rogas ALS MAINTENANCE Timothy L. Kuneil ALS Electronics Ronny A. Colston Larry G. Holzer Sergio Rogoff Edgardo J. Romero II Peter J. Rosado Michael T. Sawada Ronald B. Slater	MATRIX AREAS Robert M. Candelario EH&S Electrical Safety Steven L. Chow Electronics Maintenance Eric G. Hanson Electronics Services Bradley S. Bingham Fabrication Cheryl S. Weldon L/GASIS Nathan M. Ybarrolaza LSD-Human Genes JGI-Walnut Creek Greg D. Mannino NSD-88 Inch Cyclotron Charles P. Reber Physics/Electronics Jacqueline C. Wy Physics Microsystem Co. Train RF and Instrumentation Marek E. Szabier	Robert Ablad (G) Julien L. Fleury (G) Dario Ghani Armin Karcher Bradley N. Krieger Abdelrazek Mekkaoui Jean-Pierre Walder Bob Yi Zheng Anta Whitchart	Mark Amman Stephen E. Holland Goubin Wang Julie S. Lee Nicholas P. Palaio Richard H. Pehl (G) Craig S. Tinsal	Bio-Instrumentation Earl W. Cornell Lee Lishang Yang CXRO Robert F. Gurion GRETINA Carl A. Lonberger JGI/RF Instrumentation Paul J. Banala David E. Humphries Christine L. Nasa Steven E. Wilson Karen Zakaria

Abbreviations
 Cnt = Contract
 CS = Consultant
 G = Guest
 L = Leave
 M = Matrix
 Ret = Rehired/Retiree
 S = Student
 T = Telecommute
 TIA = Temporary/Acting

Key
 Dark Red = Deputy Director
 Red = Group Leader
 Blue = Supervisor

ESIE Org Chart MARCH 2009



Portfolio




- **Integrated circuit *design***
 - Pure analog (almost none)
 - Mixed mode – some digital (majority)
 - Mixed mode – a lot of digital (some)
 - Pure digital (none to date)
 - Commercial fabrication
- **Solid state detector *design***
 - In-house and commercial fabrication
- **Discrete electronics**
 - Pure analog (front-ends)
 - Mixed mode – some/lots digital (majority)
 - Pure digital (back-end readout / trigger)
- **Hybrids, complex assemblies, etc.**

Steve's talk


Current HEP IC Activities






ICs for CCDs



ICs for Next Generation Hadron Collider Pixels





ICs for Next Generation Lepton Collider Pixels



CCDs



- Photons \rightarrow bits
- Cold, low power operation
- Suitable for space



Design Challenges






- **Excellent S/N**
 - Long integration time → low temperature operation to minimize dark current
 - Electronics has to operate at 140K, *and* at room temperature for testing and characterization
 - Low noise: 2 e⁻ from CCD ⊕ 2 e⁻ from readout
 - 16 bit dynamic range
- **For use in space**
 - Low power
 - Suitably radiation hard
- **Minimize I/O**


Readout IC (CRIC)



- **Architecture study**
 - Floating-point (multi-slope) integrator with built-in CDS
- **Pipelined ADC**
- **Autonomous (digital control, correction and calibration; clock generation [programmable]; test functions)**



CRIC




- Systematic design + extensive simulation
- Increasing complexity with each iteration
- Each iteration performed as expected

CCD Clock and Bias






- **Thick, fully-depleted LBNL CCD requires high (>5 V) voltage clocks (+ and -) and supplies**
- **Parallel CCD clocks are high capacitance loads**
- **To maintain 2 e⁻ noise from CCD requires low noise supply voltages**
- **Initial goal – 1 voltage and 1 clock in**
 - **Ultimate compromise, a few voltages and 1 clock**


Clock IC (CLIC)



Put it all together



Front-end electronics



Detector array

Future CCD Electronics R&D



FY10.

- Add additional circuitry and internal switching to the CRIC input stage so that it supports both p-channel and n-channel CCD types.
- With enhanced funding, we want to start study and design of larger channel count CRICs to support the current LBNL effort (and by others) for CCDs with many output ports.

FY11.

- Analog design work to extend CLIC to p-channel and n-channel CCDs – may require two flavors of ASIC.
- With enhanced funds, submit n/p-channel CRIC.

FY12.

- VHDL design of more flexible and capable CLIC clock pattern generator.
- Fabricate n-channel CLIC
- With enhanced funding, we want to extend the dynamic range of the CRIC to support multi-object spectrographs.

Future Hadron Collider Tracking Detector R&D



- Advances are needed to enable the next generation of detector for HEP experiments
- Lower cost for same performance
 - Impossible to build much larger detectors without this
- Lower mass and power
 - Detector mass limits the physics reach
 - This area includes more efficient power distribution as well as higher performance cooling
- Greater rate capability and radiation dose tolerance
 - Essential to take advantage of higher intensity accelerators.
- New functionality
 - The more information acquired the greater the physics reach
 - Includes “detector intelligence” eg. for momentum triggering.
- The LBNL R&D program consists of specific items always with these goals in mind

Integrated Circuit Design



- **IC design is central to the LBNL R&D program.**
- **IC technology touches on all roadmap goals: cost, power, rate, radiation, and new functionality.**
- **Therefore, IC developments drive or enable other R&D areas.**
- **LBNL started exploring the 130nm technology node for pixel readout as soon as the present ATLAS pixel chip was done (at LBNL).**
- **Launched the design of a next generation pixel chip in FY07.**
- **This work evolved into the FE-I4 design collaboration (LBNL, Bonn, for ATLAS upgrades CPPM, Genova, NIKHEF)**
- **NOTE: New ideas and exploratory IC design work are generic, but a full size pixel readout chip (the only way to really prove new developments) can only be produced as part of a project.**
- **We are now starting to explore technologies beyond 130nm for further advances in pixel readout.**

FE-I4




- FE-I4 will be the largest HEP IC to date
- This will significantly reduce the cost of future pixel detectors
- (Bump bonding flip-chip cost is per chip, not area)
- In addition, FE-I4 represents a x3 increase in rate and radiation hardness.


(all images to same scale)

FE-I4 to be fabricated in FY10


130nm Demonstrator test chips



FY07




FY08



FE-I3 (in use in ATLAS)



Future Pixel ICs



*Design saturated with analog part.
Need to INCREASE digital functionality
at higher rate (more memory)*

Target size for ATLAS Phase II

- Higher rate demands smaller IC pixels to avoid “pileup” inefficiency
 - Also sensors want smaller pixels will tolerate higher radiation dose
- These smaller pixels must pack more digital memory and processing (due to the higher rate)
- Two options to explore
 - “Conventional” smaller feature size (follow Moore's law)
 - 3-D electronics

Smaller Feature Size



- **This is the more conservative option because it relies on mature industrial technology.**
- **Has the problem that analog circuits do not scale down with feature size beyond 130nm.**
- **The proposed solution is to reduce the analog performance and compensate with added digital processing.**
- **FY10: submit technology exploration test chip in 90nm or 65nm (TBD). Test and refine analog designs in FY11, 12**
- **FY11-12: submit technology exploration test chip in 45nm. Evaluate radiation hardness of high K dielectric + metal gate**

3-D Electronics




- Industry is increasingly adopting 3-D integration of ICs for certain applications, but technology is not yet mature.
- Two directions: 3D SOI (see below) and 3-D multi-project submission organized by FNAL, launched in May 09.
- Over half of the test chips in the FNAL run are based on variations of the FE-I4 analog pixel (3 France/LBNL chips and 1 FNAL chip).
 - Visitor from France spending the year at LBNL to work on 3D
- FY10: test first 3-D prototypes and continue collaboration with French labs for further iteration, including new amplifier design for smaller pixels.
- FY11-12: Further iteration probably needed. Compare merits of 3-D with small feature size as the better option for the next generation of pixels. Possible connections to new functionality.

DC-DC Conversion





- As detectors grow larger, power distribution inefficiency brings an important mass penalty
- LBNL led the development of low mass, rad hard DC-DC converters, starting in FY06 with switched capacitor devices.
- FY07 x4 prototypes were provided to ATLAS and CMS groups for testing, and published in IEEE TNS.



x4 DC-DC
0.5A, 15mm x 15mm

- Following this work, turned to first development of x2 internal converter for HEP chips.
- FE-I4 will be the first HEP chip to include an internal DC-DC converter.
 - This concept has now been adopted by other ATLAS and CMS groups for their future chips (pixels and strips)
- FY10: Test internal converter in FE-I4 vs. radiation dose
- FY11-12: Explore standardization of internal DC-DC conversion for smaller feature size technologies.

Future Lepton Collider Tracking Detector R&D




Pixel Size
(10-20 μm)

S/N
+
Cluster Size

Readout Speed
[25-50 MHz]

Ladder Support

Services Cooling
[80 mW/cm²]




ADC Resolution
[~5 bits]

Airflow removes
70-100mW/cm²
< 0.5 mW/ADC

5 hits/BX
X 9 (20 μm pixels)/hit
= 250 k hits cm⁻²

25 MHz r/o
25 μs /512 pixel col
O(1 %) occupancy



(demonstrated)
[R&D in progress]

Monolithic Pixel Work for Last 3 Years



Thin CMOS

SOI

OKI 0.15 μ m FD-SOI

- **LDRD-SOI-1** (2007)
10 μ m pixels,
analog & binary pixels

OKI 0.20 μ m FD-SOI

- **LDRD-SOI-2** (2008)
20 μ m pixels, in pixel CDS
fast binary pixels







- **SOImager** (2009)
~13 μ m pixels, 4x4 mm²
imager w/ fast readout

AMS 0.35 μ m-OPTO

- **LDRD-1** (2005)
10, 20, 40 μ m 3T pixels

- **LDRD-2** (2006)
(+ **LDRD-2RH**(2007))
20 μ m pixels, in-pixel CDS
(+ RadHard pixels)

- **LDRD-3** (2007)
20 μ m pixels, in-pixel CDS
on-chip 5-bit ADCs






Approach and Accomplishments



- **Push bulk CMOS APS to logical limits**
 - Demonstrate speed and performance
 - Demonstrate integration (on-chip, per-column 50 MHz ADCs)
 - Work halted due to termination of funding
- **New approach: SOI (see next page)**
 - Demonstrate speed and performance
 - Including “zero power” digital pixel
 - 3D integration (as a detector) with high- ρ Si
 - Successful collaboration with KEK
 - Partially supported by US/Japan funds

Silicon-On-Insulator



Via KEK – Oki FD-SOI process

Contact to substrate
Other, subsequent, R&D


- ⊙ Low capacitance (excellent S/N)
- ⊙ Compact and simple

⊙ Sole source



⊙ Back-gating

⊙ Radiation hardness

SOI Demonstrates 1 μm Position Resolution / Digital Pixels



Digital
Pixels
at ALS BTF



Scan with laser
vary power to simulate different S/N
cross-check with e^- beam



Thin Pixel Pilot Telescope



Develop Thin Pixel Tracker prototype to study operation and alignment, tracking capabilities in dense environment, vertex reconstruction accuracy with thin target, test new sensors;

Layout: 4 layers of 50 μm thin MIMOSA 5 sensors (17 μm pixels) + reference detector; Sensor spacing 1.5 cm

- First beam telescope based on thin pixel sensors;
- System test of multi-layered detector in realistic conditions.




Beam: 1.0-1.5 GeV e^- from LBNL ALS booster at BTS
120. GeV p at MTest, FNAL



3D Silicon-on-Insulator




- Use 3D technology to interconnect a “sensor” layer with an “electronics” layer



- Chips back soon
- Several years of SOI R&D helps with conventional 3D challenges



In addition to 3D Chip




- **3D chip is on the same run as this medium size SOI APS (based on previous designs)**
- **Will be used to construct an SOI pixel telescope**

Connections




- **This collected expertise is also used to address detector challenges elsewhere in the Office of Science:**
 - **BES national user facilities at LBNL**
 - **Advanced detectors for NP (not so much IC, but other electronics, Ge detectors, ...)**
 - **BER (ICs for PET)**
- **As well as other agencies and national/international WFO**
- **2 examples from ALS and NCEM**

Fast CCDs for Synchrotron Radiation Research




- **Original idea: “fast” CRIC**
- **LBNL CCD → direct detection**
- **Most common SR detector is a phosphor, fiber-coupled to a CCD**
 - Also the standard EM detector
- **Biggest impact: just make this faster!**
 - \$ spent to improve brightness lost in readout time

Development of (almost) Column Parallel CCD




fCRIC




*Developed at same time as CRIC3 – good synergy:
at one point all of us were working on CRIC / fCRIC*

Collaboration with APS



- **LBL: CCD, fCRIC, “substrate”**
- **ANL: DAQ, software**
- **Systems for LCLS at SLAC**
- **BES ARRA funds for producing systems for ALS**


Faster *and* Better




- **1st look in microdiffraction beamline**
 - direct detection
 - energy resolution
- **Next use at ALS = STXM**
- **Next use at APS = XPCS**

BES Detector R&D proposal now funded

Detectors for EM




TEAM 1K on carrier



Atomic resolution image of Pb in Al matrix

- Developed for *TEAM* project
 - 1 Mpix in use now
 - 2 Mpix in fabrication (our 1st reticle scale chip – ATLAS next)
- Requires exceptional radiation hardness
- Feeds back into design for future lepton colliders
- HHMI funding for next generation

FTEs Drawing Transistors



Conclusions



- Long history of integrated circuit innovation at LBNL
- Critical capability for HEP experiments
- Substantial progress has been made on monolithic pixels and ICs for CCD readout over last three years – but there are many R&D challenges ahead.
- Ramp up R&D on ICs at ultra-high rate/high radiation.
- IC group has been typically 6-9 people. Strength in numbers (~everyone contributes to every project).
HEP = 1.5 (min) – 5.5 (max) FTEs this decade
- Strong connections to other fields benefit HEP

Backup



Infrastructure



In addition to IC Designers and EEs

- **Associates (board layout, coordination ...)**
- **Technicians**
- **CAD tool / computing support**

Laboratory investments

- ***Significant* GPE investments in equipment for MSL (as well as bonders, probers, ...)**
- **G&A pays for software and computing hardware**
- **Recharge pays for computing support**

IC Design Software



- **We use Cadence and Mentor (and MSL uses L-Edit)**
- **All of the cost is borne by G&A**
 - Not KA15
- **We are part of collaborations, and have to be software compatible**
- **We support a variety of CAD tools, with a wide range of costs**