Microelectronic-enabled Detectors

Who we are

What we're doing

Interconnections

How we work

Peter Denes Engineering Division, Director (acting) IC Design Group Leader dyanced Light Source, Deputy Director for Engineering

Microelectronics \leftrightarrow **Detectors**





LBNL Engineering Division





Electronics for Detectors





ELECTRONICS, SOFTWARE & INSTRUMENTATION ENGINEERING

Henrik von der Lippe, Deputy Director Joan M. Wolter, Administrative Support

Marilyn Wong, Timekeeper/ Back-up Support

Accelerator Electronics	ALS-EE	ALS-SE	CENTER FOR SYSTEMS BIOLOGY ENGINEERING	ELECTRONIC SYSTEMS	ELECTRONICS TECHNOLOGY		INTEGRATED CIRCUITS	SEMICONDUCTOR DETECTORS	SOFTWARE
Alessandro Ratti	Walter C. Barry	Alan Biocca	Jian Jin	Sergio Zimmermann	Robert M. Candelario		Peter Denes	Paul Luke	H. von der Lippe _{DA}
Accelerator EE Engineering Lanrence R. Dooltste Marco T. Monroy Carlos Sertano NSD-18 Inch Cyclotron Alessandro Ratti Michel Kiroeff Covo Gudrun H. Kleisi Engineering Applications - UXO James B. Grear (G) Laser Optics Russel B. Wilcox Pulsed Power HIFAR-EF / LIGHTING William L. Waldron James E. Gabde Louis L. Reginato (Ret)	Accelerator & Beamine Technology Section Barry J. Bolley Molese O. Balagot Patriot W. Casey Heien K. Chen Jonathan Elvins Pauf Molinari Robert S. Musiler Massimiliano (Maq) Vinco Kenneth D. Woolfe Accelerator Physics Gregory J. Portman Instrument Section Michael J. Chin Jonah M. Weber Michael P. Fahmie (Rot) RF Section Glammeric Modelfhormabil Kenneth M. Baptiste James J. Julian	Edward E. Domning Harjing Huang Susanna R. Jacobson Yunian Lou Brian V. Smith William F. Steele Christopher A. Timosi Michael E. Unstrika Eric C. Williams	Rosana Cambia Robert A. Nortineyer (Ret) Rafael Comez-Sjoberg	Donisio Deering Bryan C. Holmes Jammie K. Johnson John M. Joseph Denaid A. Landis (Ret) Pier F. Martheol (S) Thomas L. Merrick (Ret) Thomas L. Merrick (Ret) Digian T. Turve (Ret) Chish Q. Ve Harold Yaver Pieter Denes Richard C. Janed (Ret) George Zizka (Ret)	MATRIX AREAS Michael J. Bell ALS Fabrication Randolph M. Candelario Robert W. Gasteway Ronad L. Gervasoni Electronic MaintiFab William R. Kelus Ion Beam Technology Thomas A. McVeigh NSD-88 Inch Cyclotron Doyle F. Byford Pulsed Power Accelerator Electronics Craig F. Ropers SuperCon Peter (Chip) C. Kozy RF and Instrumentation Mark Rogis ALS MAINTENANCE Timothy L. Kuneil ALS Electronics	MATRIX AREAS Robert M. Candelanio EH&S Electrical Safety Steven L. Chow Electronics Maintenance Eric G. Honson Electronics Services Bradely S. Bingham Fabrication Cheryl S. Weidon L'OASIS Nathan M. Ybarrolaza LSD-Human Gener Greg D. Mannino NED 85 Iroh Gyster Charles P. Reiter Physics/Electronic Jaccueine C. Wy Physics Microsyst	rlio Probert Ablad (G) Julien L. Floury (G) Julien L. Floury (G) Partial Granit Armin Kascher Brodley N. Knoper Abdemszek Mekkaoui Jean-Pierre Wilder Bob Yi Zheng An ta Weichard	Mark Arman Stephen E. Holland Gazim Wang Jule S. Lee Notoolas P. Pataio Robares H. Hoell (G) Craig S. Tintell	Bio-Instrumentation Earl W. Comel Lae Lisheng Yang CXRO Robert F. Gunion GRETINA Carl A. Lionberger JGIPOS Instrumentation Paul J. Banale David E. Humphries Christine L. Naca Steven E. Wilson Karen Zakaria
Abbreviations Crt = Consultant CS = Consultant CS = Couest L = Leave M = Mutrix Ret = Rehimed Refree S = Student T = Telecommute TA = Temporary/Acting ESIE Org Chart MARCH 2009	Key Dark Red = Deputy Director Red = Group Leader Blue = Supervisor				Romy A. Colston Lany G. Holter Sergio Rogot Edgardo J. Romero II Peter J. Rosado Michael T. Sawada Ronald B. Slater	Co Tran RF and Instrument Marek E. Szajbler			

LAWRENCE BERKELEY NATIONAL L

- Integrated circuit design
 - Pure analog (almost none)
 - Mixed mode some digital (majority)

Portfolio

- Mixed mode a lot of digital (some)
- Pure digital (none to date)
- Commercial fabrication
- Solid state detector design
 - In-house and commercial fabrication
- Discrete electronics
 - Pure analog (front-ends)
 - Mixed mode some/lots digital (majority)
 - Pure digital (back-end readout / trigger)
- Hybrids, complex assemblies, etc.







Current HEP IC Activities



ICs for CCDs



ICs for Next Generation

Hadron Collider Pixels

ICs for Next Generation Lepton Collider Pixels









CCDs



- Photons \rightarrow bits
- Cold, low power operation
- Suitable for space





Design Challenges



- Excellent S/N
 - Long integration time → low temperature operation to minimize dark current
 - Electronics has to operate at 140K, and at room temperature for testing and characterization
 - Low noise: 2 e⁻ from CCD ⊕ 2 e⁻ from readout
 - 16 bit dynamic range
- For use in space
 - Low power
 - Suitably radiation hard
- Minimize I/O



- Architecture study
 - Floating-point (multi-slope) integrator with built-in CDS
- Pipelined ADC
- Autonomous (digital control, correction and calibration; clock generation [programmable]; test functions)





- Systematic design + extensive simulation
- Increasing complexity with each iteration
- Each iteration performed as expected



- Thick, fully-depleted LBNL CCD requires high (>5 V) voltage clocks (+ and -) and supplies
- Parallel CCD clocks are high capacitance loads
- To maintain 2 e⁻ noise from CCD requires low noise supply voltages
- Initial goal 1 voltage and 1 clock in

— Ultimate compromise, a few voltages and 1 clock

Clock IC (CLIC)





Put it all together





Future CCD Electronics R&D



FY10.

- Add additional circuitry and internal switching to the CRIC input stage so that it supports both p-channel and n-channel CCD types.
- With enhanced funding, we want to start study and design of larger channel count CRICs to support the current LBNL effort (and by others) for CCDs with many output ports.

FY11.

- Analog design work to extend CLIC to p-channel and n-channel CCDs may require two flavors of ASIC.
- With enhanced funds, submit n/p-channel CRIC.

FY12.

- VHDL design of more flexible and capable CLIC clock pattern generator.
- Fabricate n-channel CLIC
- With enhanced funding, we want to extend the dynamic range of the CRIC to support multi-object spectrographs.

Future Hadron Collider Tracking Detector R&D



- Advances are needed to enable the next generation of detector for HEP experiments
- Lower cost for same performance
 - Impossible to build much larger detectors without this
- Lower mass and power
 - Detector mass limits the physics reach
 - This area includes more efficient power distribution as well as higher performance cooling
- Greater rate capability and radiation dose tolerance
 - Essential to take advantage of higher intensity accelerators.
- <u>New functionality</u>
 - The more information acquired the greater the physics reach
 - Includes "detector intelligence" eg. for momentum triggering.
- The LBNL R&D program consists of specific items always with these goals in mind



- IC design is central to the LBNL R&D program.
- IC technology touches on all roadmap goals: cost, power, rate, radiation, and new functionality.
- Therefore, IC developments drive or enable other R&D areas.
- LBNL started exploring the 130nm technology node for pixel readout as soon as the present ATLAS pixel chip was done (at LBNL).
- Launched the design of a next generation pixel chip in FY07.
- This work evolved into the FE-I4 design collaboration (LBNL, Bonn, for ATLAS upgrades CPPM, Genova, NIKHEF)
- NOTE: New ideas and exploratory IC design work are generic, but a full size pixel readout chip (the only way to really prove new developments) can only be produced as part of a project.
- We are now starting to explore technologies beyond 130nm for further advances in pixel readout.

FE-I4



- > FE-I4 will be the largest HEP IC to date
- > This will significantly reduce the cost of future pixel detectors
- (Bump bonding flip-chip cost is per chip, not area)
- In addition, FE-I4 represents a x3 increase in rate and radiation hardness.

130nm Demonstrator test chips





FE-I3 (in use in ATLAS)

(all images to same scale)

FE-I4 to be fabricated in FY10





Need to INCREASE digital functionality at higher rate (more memory) Target size for ATLAS Phase II

- Higher rate demands smaller IC pixels to avoid "pileup" inefficiency
 Also sensors want smaller pixels will tolerate higher radiation dose
- These smaller pixels must pack more digital memory and processing (due to the higher rate)
- → Two options to explore
 - → "Conventional" smaller feature size (follow Moore's law)
 - → 3-D electronics





- This is the more conservative option because it relies on mature industrial technology.
- Has the problem that analog circuits do not scale down with feature size beyond 130nm.
- The proposed solution is to reduce the analog performance and compensate with added digital processing.
- FY10: submit technology exploration test chip in 90nm or 65nm (TBD). Test and refine analog designs in FY11, 12
- FY11-12: submit technology exploration test chip in 45nm.
 Evaluate radiation hardness of high K dielectric + metal gate



- Industry is increasingly adopting 3-D integration of ICs for certain applications, but technology is not yet mature.
- Two directions: 3D SOI (see below) and 3-D multi-project submission organized by FNAL, launched in May 09.
- Over half of the test chips in the FNAL run are based on variations of the FE-I4 analog pixel (3 France/LBNL chips and 1 FNAL chip).
 - Visitor from France spending the year at LBNL to work on 3D
- FY10: test first 3-D prototypes and continue collaboration with French labs for further iteration, including new amplifier design for smaller pixels.
- FY11-12: Further iteration probably needed. Compare merits of 3-D with small feature size as the better option for the next generation of pixels. Possible connections to new functionality.

DC-DC Conversion

- As detectors grow larger, power distribution inefficiency brings an important mass penalty
- LBNL led the development of low mass, rad hard DC-DC converters, starting in FY06 with switched capacitor devices.
- FY07 x4 prototypes were provided to ATLAS and CMS groups for testing, and published in IEEE TNS.
- Following this work, turned to first development of x2 internal converter for HEP chips.
- FE-I4 will be the first HEP chip to include an internal DC-DC converter.
 - This concept has now been adopted by other ATLAS and CMS groups for their future chips (pixels and strips)
- FY10: Test internal converter in FE-I4 vs. radiation dose
- FY11-12: Explore standardization of internal DC-DC conversion for smaller feature size technologies.





Future Lepton Collider Tracking Detector R&D





Monolithic Pixel Work for Last 3 Years



Thin CMOS

SOI

<u>OKI 0.15µm FD-SOI</u>

• LDRD-SOI-1 (2007) 10µm pixels, analog & binary pixels



• LDRD-2 (2006) (+ LDRD-2RH(2007)) 20µm pixels,in-pixel CDS (+ RadHard pixels)

10, 20, 40µm 3T pixels

AMS 0.35μm-OPTO

• LDRD-1 (2005)



<u>OKI 0.20µm FD-SOI</u>

• LDRD-SOI-2 (2008) 20μm pixels, in pixel CDS fast binary pixels



• LDRD-3 (2007) 20µm pixels, in-pixel CDS on-chip 5-bit ADCs



SOImager (2009)
 ~13μm pixels, 4x4 mm²
 imager w/ fast readout

Approach and Accomplishments



- Push bulk CMOS APS to logical limits
 - Demonstrate speed and performance
 - Demonstrate integration (on-chip, per-column 50 MHz ADCs)
 - Work halted due to termination of funding
- New approach: SOI (see next page)
 - Demonstrate speed and performance
 - Including "zero power" digital pixel
 - 3D integration (as a detector) with high-ρ Si
 - Successful collaboration with KEK
 - Partially supported by US/Japan funds



SOI Demonstrates 1 µm Position Resolution / Digital Pixels



Scan with laser vary power to simulate different S/N cross-check with e⁻ beam



LAWRENCE BERKELEY NATIONAL LABORATORY

Thin Pixel Pilot Telescope



Develop Thin Pixel Tracker prototype to study operation and alignment, tracking capabilities in dense environment, vertex reconstruction accuracy with thin target, test new sensors;

Layout: 4 layers of 50 µm thin MIMOSA 5 sensors (17µm pixels) + reference detector; Sensor spacing 1.5 cm
First beam telescope based on thin pixel sensors;
System test of multi-layered detector in realistic conditions.

Beam: 1.0-1.5 GeV e⁻ from LBNL ALS booster at BTS 120. GeV p at MTest, FNAL

ENCE BERKELEY NATIONAL LABORATORY

p. (GeV) 100

10

3D Silicon-on-Insulator

- Use 3D technology to interconnect a "sensor" layer with an "electronics" layer
- Chips back soon
 - Several years of SOI R&D helps with conventional 3D challenges



Pin compatibility with "SOI imager"

Upper Chip



Lower Chip



3D (on this submission)



Bump pa

In addition to 3D Chip





- 3D chip is on the same run as this medium size SOI APS (based on previous designs)
- Will be used to construct an SOI pixel telescope



- This collected expertise is also used to address detector challenges elsewhere in the Office of Science:
 - BES national user facilities at LBNL
 - Advanced detectors for NP (not so much IC, but other electronics, Ge detectors, …)
 - BER (ICs for PET)
- As well as other agencies and national/international WFO
- 2 examples from ALS and NCEM

Fast CCDs for Synchrotron Radiation Research





- Original idea: "fast" CRIC
- LBNL CCD → direct detection

- Most common SR detector is a
 ^{or} phosphor, fiberg coupled to a CCD
 - Also the standard EM detector
- Biggest impact: just make this faster!
 - \$ spent to improve brightness lost in readout time

Development of (almost) Column Parallel CCD





fCRIC





Developed at same time as CRIC3 – good synergy: at one point all of us were working on CRIC / fCRIC

Slide # 33

Collaboration with APS





- LBNL: CCD, fCRIC, "substrate"
- ANL: DAQ, software
- Systems for LCLS at SLAC
- BES ARRA funds for producing systems for ALS

Faster and Better





- 1st look in microdiffraction beamline
 - direct detection
 → energy
 resolution
- Next use at ALS = STXM
- Next use at APS
 = XPCS

BES Detector R&D proposal now funded

Detectors for EM





TEAM 1K on carrier



Atomic resolution image of Pb in Al matrix

- Developed for TEAM project
 - 1 Mpix in use now
 - 2 Mpix in fabrication (our 1st reticle scale chip – ATLAS next)
- Requires exceptional radiation hardness
- Feeds back into design for future lepton colliders
- HHMI funding for next generation



Slide # 37



- Long history of integrated circuit innovation at LBNL
- Critical capability for HEP experiments
- Substantial progress has been made on monolithic pixels and ICs for CCD readout over last three years – but there are many R&D challenges ahead.
- Ramp up R&D on ICs at ultra-high rate/high radiation.
- IC group has been typically 6-9 people. Strength in numbers (~everyone contributes to every project). HEP = 1.5 (min) – 5.5 (max) FTEs this decade
- Strong connections to other fields benefit HEP







In addition to IC Designers and EEs

- Associates (board layout, coordination ...)
- Technicians
- CAD tool / computing support
- Laboratory investments
- Significant GPE investments in equipment for MSL (as well as bonders, probers, ...)
- G&A pays for software and computing hardware
- Recharge pays for computing support



- We use Cadence and Mentor (and MSL uses L-Edit)
- All of the cost is borne by G&A
 - Not KA15
- We are part of collaborations, and have to be software compatible
- We support a variety of CAD tools, with a wide range of costs